



# ADDITIONAL BUFFER BOARD [ON BLUE PERF] C: LATCH BOARD



2  
5  
6  
9  
12  
15  
16  
19



C: 17 - COMP SYNC  
C: 19 - BLANKING

DEAR PEER,

(BUFFER)

SPLIT →  
NOT BUSSED

CI ON A→D→A BOARD CONNECTS TO BOARD OUTLINED ON THE OTHER PAGE; AND ALSO CONNECTS TO BACK PANEL. SINCE YOU WILL USE RIBBON, THIS WILL BE SIMPLE. ON THE ADDITIONAL BOARD YOU BUILD. SPACE THE CA + [CDI/KDO] CONNECTORS THE SAME AS THEY ARE ON THE ADDRESS BOARD FOR EASY BUSSING. THE CONNECTOR FOR THE SWITCHES & LEDs, WHICH I CALLED K, CAN GO IN THE REMAINING SPACE. ON THE ADDITIONAL BOARD WHICH YOU WILL BUILD, THE COMPUTER DATA IN/OUT BUS IS BEING LATCHED AT A PARTICULAR TIME, DETERMINED BY THE COMPUTER ADDRESS BUS DECODED BY THE PAL. THIS LATCHED DATA IS STUFF GENERATED BY THE COMPUTER FOR CI ON THE AD BOARD. CI IS SPELLED


CI  
1 }  
3 } D/A  
5 } ENABLE  
7 }  
9 } A→D  
11 } ENABLE  
13 N/R  
15 ON/OFF  
17 COMPSYNC  
19 BLANKING

OUT AT LEFT. IN ADDITION TO LATCHING YOU ARE ADDING EXCLUSIVE-OR GATES ON THE N/R & ON/OFF SIGNALS SO THEY CAN SIMULTANEOUSLY BE CONTROLLED ON YOUR FRONT PANEL. THIS BOARD YOU'RE BUILDING ALSO NEEDS POWER SO WIRE ON IT A +5 REGULATOR AND A "PW" CONNECTOR.

PW SHOULD BE ALIGNED THE SAME AS ON THE ADDRESS & BUFF I/O BOARDS SINCE THIS LATCH BOARD IS GOING NEXT TO THEM.




DEAR PEER,

CDI AND CDO ARE NOW BEING COMBINED ON ONE BUSS SO BUSS THEN PARALLEL.  They ~~WENT~~ ARE MISLABELED ADI & ADD ON ONE BOARD.

THE CDI/CDO THEN GOES TO YOUR GPIO BOARD IN YOUR COMPUTER ALONG WITH THE CA BUS WHICH WAS ALSO BUSSED PARALLEL BETWEEN THE ADD, BUF I/O & PERF. BOARDS.


\* NOTICE THAT PW IS REVERSED ON DIFFERENT BOARDS. IT IS THE SAME ON THE ADDRESS + BUF I/O WHICH IS DIFFERENT FROM THE WAY IT IS ORIENTED ON THE A-D-A + MEMORY BOARDS. I BUILT THE BUFFERS WITH BOARDS IN THE FOLLOWING ORDER.



By TWISTING THE RIBBON YOU FIX ORIENTATION PROBLEM. ASK DAVE IF CONFUSED.

CK }  
CM } BUSS PARALLEL  
\*PW }

ON POWER BOARD YOU WILL BUILD FOUR FILTERS. +5 GETS 5 OR SIX  $1\Omega$  OHM 10WATTS IN PARALLEL - LOTS OF POWER. BOTH PW + PS GET +5 FROM THIS SAME FILTER.



PS GOES TO ADA BOARD  
EX GOES BETWEEN BUFF I/O & ADDRESS

ASK DAVE FOR PHOTO STALS FOR EACH BOARD WITH PIN OUTS FOR CONNECTORS IN QUESTION. ~~AK~~

MAKE CERTAIN THERE ARE EIA → TTL CONVERTERS ON THE ADA BOARD  
220pF CAP IS FOR ADDRESS BOARD - ASK DAVE WHERE

34 PIN BUSSING:

Di  
DO  
WR  
AD


} BUSS PARALLEL

BEST WISHES


Matthew

ONLY A PHONE CALL AWAY







BINARY SwitcheR



BINARY CONTROL


B

C



To CLEAR 163

~~3 20 3904~~  
~~1 18 PIN 50~~  
~~3 16 PIN 50~~  
~~4 48 504~~  
~~2 20 504~~  
~~2 100~~  
~~3 20~~  
~~1 C922~~



PC PANEL CONNECTOR

Y1	X1	X3							
Y2	X2	X4	B5	A5	A4	B4	C5	C4	

PUSH BUTTONS BINARY CONTROL

19 17 15 13 11 9 7 5 3

↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
7	6	5	4			3	2	1	0


20 18 16 14 12 10 8 6 4 2

LED (CAND)

SEQ

A	B	C	C1	A	B	C	ES 1A	ES 1B	ES 1C

COUNT NUM 163 FROM 163



CARRY OUT ON ES CONNECTOR ON SEQUENCER CHANGES TO A FROM 163.





# SEQUENCER KEYER


ADDITIONAL PERF BOARD #1

3 SMALL SYNC INSERTER OUTPUT AMPS





1 DIFFERENTIAL AMP FOR SEQUENCER  $\pm 5$  OUT

POWER REGULATION FOR FRONT PANEL

AS WELL AS BOARD



OUT



# PRINTER BOARD BUFFER MODIFICATION

DAYE - ~~2-74LS244~~<sup>SUPPLY</sup> 2-74LS244<sup>S</sup>



$\overline{RD}$  &  $\overline{WR}$  ARE NOT WIRED  
I DID NOT KNOW WHERE  
TO.  $\overline{RD}$  IS AT PIN 6 OF LS32  
FOR BUFF {  $\overline{WR}$  IS AT PIN 8 OF LS32

? WAS NOT SURE - ADDRESS  $A_0$  IS ~~ON~~ ON  
BUFF BUSS



5-100

A<sub>0</sub> - 79  
A<sub>1</sub> - 80  
A<sub>2</sub> - 81  
A<sub>3</sub> - 31

DO<sub>0</sub> - 36  
1 - 35  
2 - 88  
3 - 89  
4 - 38  
5 - 39  
6 - 40  
7 - 30 > 90

DI<sub>0</sub> - 95  
1 - 94  
2 - 41  
3 - 42  
4 - 91  
5 - 92  
6 - 93  
7 - 43

244# D

2 18  
4 16  
6 14  
8 12

ADDRESS

~~0~~  
1  
2  
3

244# 2

2 18  
4 16  
6 14  
8 12  
11 9  
13 7  
15 5  
17 3

244# C

2 18  
4 16  
6 14  
8 12  
11 9  
13 7  
15 5  
17 3

I/O

~~0~~  
1  
2  
3  
4  
5  
6  
7

74LS244# 1


18 2  
16 4  
14 6  
12 8  
9 11  
7 13  
5 15  
3 17

74LS244# B


18 2  
16 4  
14 6  
12 8  
9 11  
7 13  
5 15  
3 17

I/O

~~0~~  
1  
2  
3  
4  
5  
6  
7



'244 #1





① Add 2 'LS244s with outputs tied together and going to the inputs of LS244#1


what is now going in to pin 2 of LS244#1 will now go to pin 2 of one of the New LS244s. the other '244 gets its inputs from the Data I/O connector

② a third New '244 gets its ~~B~~ inputs from '244#2 outputs. the outputs of the 3rd New one go to the Data I/O connector

③

4024

100µt + 1µt



output power  
14 VCC  
7 GND

